Download PDF by Angela Krstic, Kwang-Ting (Tim) Cheng: Delay Fault Testing for VLSI Circuits

By Angela Krstic, Kwang-Ting (Tim) Cheng

ISBN-10: 1461375614

ISBN-13: 9781461375616

ISBN-10: 1461555973

ISBN-13: 9781461555971

In the early days of electronic layout, we have been all in favour of the logical correctness of circuits. We knew that if we bogged down the clock sign sufficiently, the circuit might functionality thoroughly. With advancements within the semiconductor approach know-how, our expectancies on velocity have soared. a regularly requested query within the final decade has been how briskly can the clock run. This places major calls for on timing research and hold up checking out. Fueled through the above occasions, an immense development has happened within the study on hold up checking out. contemporary paintings contains fault types, algorithms for try out iteration and fault simulation, and techniques for layout and synthesis for testability. The authors of this publication, Angela Krstic and Tim Cheng, have in my view contributed to this study. Now they do a fair larger carrier to the occupation by means of accumulating the paintings of a giant variety of researchers. as well as expounding this sort of good deal of data, they've got introduced it with utmost readability. To extra the reader's figuring out many key innovations are illustrated by means of easy examples. the elemental rules of hold up checking out have reached a degree of adulthood that makes them compatible for perform. In that feel, this booklet is the easiest x hold up FAULT trying out FOR VLSI CIRCUITS on hand advisor for an engineer designing or trying out VLSI platforms. Tech­ niques for course hold up checking out and to be used of slower attempt apparatus to check high-speed circuits are of specific interest.

Show description

Read or Download Delay Fault Testing for VLSI Circuits PDF

Similar design books

Download PDF by Kevin McCloud: The Best of Grand Designs

A whole social gathering of Britain’s favorite architectural convey. Grand Designs is broadcast in over one hundred thirty international locations and frequently gleans five million audience within the united kingdom. Its good fortune, says Kevin, is because of 'good outdated tale telling; of pleasure and sorrow, torment and triumph, expressed tangibly within the making of a building'.

Download e-book for kindle: Zaha Hadid: The Complete Buildings and Projects by Zaha Hadid, Aaron Betsky

Together with her newest fee, Cincinnati's modern Arts middle, architect Zaha Hadid turns into the 1st girl ever to layout an American museum. This lengthy awaited frist monograph on one of many world's most crucial architects collects Hadid's whole oeuvre-more than eighty equipped and unbuilt initiatives over two decades- in a single major quantity.

Read e-book online Carbon Nanotube and Graphene Nanoribbon Interconnects PDF

An alternative choice to Copper-Based Interconnect expertise With a rise prominent for extra circuit parts on a unmarried chip, there's a growing to be want for nanoelectronic units and their interconnects (a actual connecting medium made up of skinny steel movies among numerous electric nodes in a semiconducting chip that transmit indications from one aspect to a different with none distortion).

Extra info for Delay Fault Testing for VLSI Circuits

Example text

L Non-robust path. Therefore, non-robust testable paths are also static sensitizable. 6. 6 signal d is the non-robust off-input. If the rising transition on signal d arrives later than the transition on signal c, it will mask the propagation of the falling transition from signal c to signal e. In this case the test shown in the figure will not be able to detect the faulty target path (shown in bold). , a non-robust testable path can have several possible nonrobust tests. These non-robust tests differ in the number and positions of non-robust off-inputs in the given target path.

Let these paths be %, ... qi m • If all paths % + Pi, ... , qi m + Pi, where symbol" +" denotes path concatenation, can be robustly tested and if the circuit passes these tests, it can be guaranteed that the non-robust test for the target path will not be invalidated. The target path delay fault is called a validatable nonrobust path delay fault [129]. The robust tests for the concatenated paths together with the non-robust test V for the target path form a validatable non-robust test. 6. Path {t, ade} is the only path through signal d that can invalidate the non-robust test shown in the figure.

This experiment clearly shows the value and need for delay testing. The studies by Maxwell et ai. [107, 108] considered the detection of timing defects by functional and IDDQ tests. These studies have shown that functional tests applied at-speed and IDDQ tests can detect some, but not all, delay defects. Their experiment [108] analyzed a sample of three wafer lots consisting of 26,415 die (fully static standard cell design with 8,577 gates and 436 flip-flops). The test set consisted offunctional vectors run at slow speed (2 MHz) and at high speeds (20 MHz and 32 MHz), scan tests and IDDQ tests.

Download PDF sample

Delay Fault Testing for VLSI Circuits by Angela Krstic, Kwang-Ting (Tim) Cheng

by Michael

Rated 4.66 of 5 – based on 28 votes